Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)
Category: Technical
Tag: Science/Engineering
<< Buy This Book on Amazon >>
130 views since 2007-10-08.
Description
[2007/1005]
[2007/1003]
[2007/1002]
[2007/0929]
[2007/0926]
Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)

By Fernanda Lima Kastensmidt, Luigi Carro, Ricardo Reis,
Publisher: Springer
Number Of Pages: 183
Publication Date: 2006-06-14
Sales Rank: 1470089
ISBN / ASIN: 0387310681
EAN: 9780387310688
Binding: Hardcover
Manufacturer: Springer
Studio: Springer
Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next read.freeduan.com generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.
http://mihd.net/owtbhm
$$ Buy "Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)" on Amazon $$
Search More...
Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)Links
Search and Buy<< Search and Buy This Book on Amazon >>
Can't Download?
Please search mirrors if you can't find download links for "Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing)" in "Description" and someone else may update the links. Check the comments when back to find any updates.
Search Mirrors
Maybe some mirror pages will be helpful, search this book at top of this page or click here to find more info.
Related Books
- Ebooks list page : 1324
- Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability (Frontiers in Electronic Testing)
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation
- Software Fault Tolerance Techniques and Implementation (Artech House Computer Security Series)
- Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (Frontiers in Electronic Testing)
- Reliability of Computer Systems and Networks: Fault Tolerance, Analysis, and Design
- Reliability of Computer Systems and Networks: Fault Tolerance, Analysis, and Design
- Dissemination of Information in Communication Networks: Broadcasting, Gossiping, Leader Election, and Fault-Tolerance (Texts in Theoretical Computer Science. An EATCS Series)
- CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test
- Tolerance Analysis of Electronic Circuits Using MATHCAD
- Tolerance Analysis of Electronic Circuits Using MATLAB
Comments
Add Your Comments
- Download links and password may be in the description section, read description carefully!
- Do a search to find mirrors if no download links or dead links.



