Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms

Description

The drastic performance, flexibility and energy-efficiency requirements of embedded applications drive the System-on-Chip integration towards heterogeneous multiprocessor platforms. Electronic System Level (ESL) design methodologies and tools have emerged to tackle the challenges of such complex SoC designs prior to RTL and silicon availability. In particular SystemC based Transaction Level Modeling (TLM) has matured as a standards-based approach to model SoC platforms for the purpose of Software development, system integration and verification.

In response to the vast complexity of heterogeneous multi-processor platforms the "Architects View" is emerging as a new TLM use-case to address the architecture definition and application mapping by means of timing approximate transaction-level models.


Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models.

Disclaimer:
Contents of this page are indexed from the Internet. All actions are under your responsability. Email us to report illegal contents or external links and we'll remove them immediately.

Please check the description for download links if any or do a search to find alternative books.

Can't Download?
Please search mirrors if you can't find download links for "Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms" in "Description" and someone else may update the links. Check the comments when back to find any updates.

Search Mirrors
Maybe some mirror pages will be helpful, search this book at top of this page or click here to find more info.

1. Ebooks list page : 2554
2. Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms
3. Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms
4. System-Level Modeling and Design Space Exploration for Multiprocessor Embedded System-on-Chip Architectures
5. Multi-Stakeholder Platforms for Integrated Water Management: Jeroen Warner
6. Processor Design: System-On-Chip Computing for ASICs and FPGAs
7. Processor Design: System-On-Chip Computing for ASICs and FPGAs
8. Processor Design: System-On-Chip Computing for ASICs and FPGAs
9. Processor Design: System-On-Chip Computing for ASICs and FPGAs
10. Processor Design: System-On-Chip Computing for ASICs and FPGAs
11. Processor Design: System-On-Chip Computing for ASICs and FPGAs
12. Processor Design: System-On-Chip Computing for ASICs and FPGAs
13. Optimal Human Being: An Integrated Multi-level Perspective
14. System.Level.Design.of.Reconfigurable.Systems.on.Chip
15. System Level Design of Reconfigurable Systems-on-Chip
16. System Level Design of Reconfigurable Systems-on-Chip