[request_ebook] System-On-Chip Test Architectures : Nanometer Design for Testability

Book cover for request_ebook System On Chip Test Architectures Nanometer Design for Testability

Author: Laung-Terng Wang, Charles E. Stroud, Nur Touba

Date: 2007

ISBN: 012373973X

Pages: 896

Language: English

Publisher: Elsevier Science & Technology

Category: Technical

Tag: Science/Engineering


<< Buy This Book on Amazon >>

186 views since 2008-01-11, updated at 2008-05-18, by tapti230. Bookmark this: request_ebook System On Chip Test Architectures Nanometer Design for Testability

Description


The same book is also published under the Morgan Kaufmann imprint. This book is a new book which deals with VLSI system-on-chip testing.

 Taken from amazon.com:

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today?s overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.



$$ Buy " System-On-Chip Test Architectures : Nanometer Design for Testability" on Amazon $$


Search More...

[request_ebook] System-On-Chip Test Architectures : Nanometer Design for Testability

Search free ebooks in ebookee.com!


Links

Search and Buy
<< Search and Buy This Book on Amazon >>

No download links here
Please check the description for download links if any or do a search to find alternative books.

Can't Download?
Please search mirrors if you can't find download links for "[request_ebook] System-On-Chip Test Architectures : Nanometer Design for Testability" in "Description" and someone else may update the links. Check the comments when back to find any updates.

Search Mirrors
Maybe some mirror pages will be helpful, search this book at top of this page or click here to find more info.


Related Books


Books related to "[request_ebook] System-On-Chip Test Architectures : Nanometer Design for Testability":


Comments


No comments for "[request_ebook] System-On-Chip Test Architectures : Nanometer Design for Testability".


    Add Your Comments

    1. Download links and password may be in the description section, read description carefully!
    2. Do a search to find mirrors if no download links or dead links.

    required

    required, hidden

    need login

    required

    More Categories

    We Recommend

    Email Subscribe

    Enter your email address:

    Delivered by FeedBurner

    Feed & Bookmark

    • Add to Google Reader or Homepage

    Sponsored Links

    Back to Top